EPFL Workshop on Logic Synthesis and Verification

	Thursday, 10 December 2015		Friday, 11 December 2015
	Session: ADVANCES IN LOGIC SYNTHESIS		Session: LOGIC SYNTHESIS FOR ALTERNATIVE TECHNOLOGIES
9:00-9:20	Why Again Logic Synthesis? Giovanni De Micheli (EPFL)	9:00-9:20	Index Generation Functions: Logic Synthesis for Pattern Matching Tsutomu Sasao (Meiji University, Kanagawa)
9:20-9:40	Automatic Pipelining During Sequential Logic Synthesis Jordi Cortadella (<i>Universita Politècnica de Catalunya</i>)	9:20-9:40	Logic Synthesis in the Twilight of Moore's Law - Near-threshold, Heterogeneous, 3D Design Looking for a New Toolbox Luca Benini (<i>ETHZ</i>)
9:40-10:00	Component-based Synthesis by Solving Language Equations Tiziano Villa (<i>University of Verona</i>)	9:40-10:00	Optimization of Robust Asychronous Threshold Networks Using Local Relaxation Techniques Steven Nowick (<i>Columbia University</i>)
10:00-10:30	Discussion	10:00-10:30	Discussion
10:30-11:00	Coffee break	10:30-11:00	Coffee break
11:00-11:20	The Majority Logic Optimization Paradigm Luca Amaru (EPFL)	11:00-11:20	Formal Approaches to Safe Software Development for Medical Devices Alena Simalatsar (<i>EPFL</i>)
11:20-11:40	Fast Synthesis: DC Explorer Perspective Jovanka Ciric-Vujkovic (Synopsys)	11:20-11:40	Viable Paths Towards Graphene Circuits: Implementation Styles and Logic Synthesis Tools Enrico Macii (<i>Politecnico di Torino</i>)
11:40-12:00	Logic Synthesis via Boolean Relations Valentina Ciriani (<i>University of Milano</i>)	11:40-12:00	EDA 3.0: Time to Refactor Logic Synthesis Leon Stok (<i>IBM</i>)
12:00-12:30	Discussion	12:00-12:30	Discussion
12:30-14:00	Lunch	12:30-14:00	Lunch
	Session: LOGIC SYNTHESIS AND VERIFICATION		Session: HARDWARE ACCELERATION FOR SYNTHESIS & SYNTHESIS FOR HARDWARE ACCELERATION
14:00-14:20	Synthesis for Verification Robert Brayton (UC Berkeley)	14:00-14:20	Synthesis for Hardware Acceleration Jason Cong (UCLA)
14:20-14:40	Verification of Arithmetic Circuits: What Makes it Difficult? Maciej Ciesielski (University of Massachusetts, Amherst)	14:20-14:40	Automatic Time Sharing for Area Reduction in FPGA Synthesis Henri Fraisse (<i>Xillinx</i>)
14:40-15:00	Using Formal Techniques for Design for Verifiability Rolf Drechsler (University of Bremen)	14:40-15:00	Will FPGA Reconfiguration Change the Synthesis Problem? Dirk Stroobandt (Ghent University)
15:00-15:30	Discussion	15:00-15:30	Discussion
15:30-16:00	Coffee break		Closing Keynote
16:00-16:20	Logic Synthesis, Verfification and Test for Secure ICs Igor Markov (<i>University of Michigan</i>)	15:30-16:00	The Evolution of Synthesis - Dots and DashesZeros and Ones Antun Domic (Synopsys)
16:20-16:40	Correction		Centre SI Regretal Deletera Centra nano-tera nano-tera
16:40-17:00	Paolo lenne (<i>EPFL</i>) Synthesis Inside Satisfiability Modulo Theory Solvers Viktor Kuncak (<i>EPFL</i>)		EPFL Workshop on Logic Synthesis & Verification December 10-11, 2015

17:00-17:30 Discussion